



XA-9472
PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Yasuhisa SHIMAZAKI et al.

Appln. No.: 09/855,660

Group Art Unit: 2819

Filed: May 16, 2001

Examiner: D. Chang

For: SEMICONDUCTOR INTEGRATED CIRCUIT HAVING HIGH-SPEED AND
LOW-POWER LOGIC GATES WITH COMMON TRANSISTOR SUBSTRATE
POTENTIALS, AND DESIGN DATA RECORDING MEDIUM THEREFOR

* * *

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
Washington, D.C. 20231

Sir:

Pursuant to 37 C.F.R. § 1.56, and without any
assertion as to materiality or prior art effect, the
document listed on the attached Form PTO-1449 is hereby
cited.

Respectfully submitted,

MWS:sjk

Miles & Stockbridge P.C.
1751 Pinnacle Drive, Suite 500
McLean, Virginia 22102-3833
(703) 903-9000

By: 

Mitchell W. Shapiro
Reg. No. 31,568

February 18, 2003

RECEIVED
MAY 23 2003
TECHNOLOGY CENTER 2800

FORM PTO-1449

Atty. Docket No.

Appln. No.

XA-9472

09/855,660

LIST OF DOCUMENTS CITED BY APPLICANT

Applicant

Yasuhisa SHIMAZAKI et al.

Filing Date

May 16, 2001

Group

2819

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Sub-class	Filing Date
	AA	5,614,847	03/25/97	KAWAHARA et al.	326	98	
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						

FOREIGN PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Country	Class	Sub-class	Translation
	AL						
	AM						
	AN						
	AO						
	AP						
	AQ						
	AR						
	AS						


OTHER (including author, title, date, pertinent pages, etc.)

AT

Examiner

Date Considered

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



RECEIVED
MAY 23 2003
TECHNOLOGY CENTER 2800



11

1

Applicant: Yasuhisa SHIMAZAKI et al.

Appln No.: 09/855,660

Filed On: May 16, 2001


For:

SEMICONDUCTOR INTEGRATED CIRCUIT HAVING HIGH-SPEED AND
AND LOW-POWER LOGIC GATES WITH COMMON TRANSISTOR
SUBSTRATE POTENTIALS, AND DESIGN DATA RECORDING
MEDIUM THEREFOR

T3063-907251

XA-9472

Attached: Request for Continued Examination (RCE) Transmittal
w/ Check No. 9562 for \$750.00; and Request for
.3-month Suspension of Action w/ Check No. 9561
for \$130.00;
Petition for Extension of Time w/ Check No. 9560
for \$110.00;
Supplemental Information Disclosure Statement
Form PTO-1449 and 1 reference.



RECEIVED IN U.S. PATENT AND TRADEMARK OFFICE ON:

RECEIVED
MAY 23 2003
TECHNOLOGY CENTER 2800